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This proposal is for a 1-year class-A research project entitled “High-Current- 
Testability Low-Spike Wakeup-Accelerated Supply-Gating Power Management 
System in Nanotechnology.” The major objectives are to develop a novel current 
test scheme in sleep mode and a set of fine-grained power-gating logic structures 
simultaneously for high current testability, low spike and accelerated wakeup 
time for the reference design flow of the power management system in 
nanotechnology. The key point of the simultaneous current testability, low spike 
and accelerated wakeup is the self-adaptive data retention of the bilateral 
fine-grained power-gating logics. Based on this point, we have generally 
analyzed the potential structures and developed a set of low-power high-speed 
high-testability logic cell library in advance. In this project, we will aim at 
developing the built-in current sensor for nanotechnology. Finally, the developed 
library design and flow will be automated and the prototyping chips will be 
measured and analyzed for improving our theory, structures and design flow. The 
developed results can potentially become one of the reference design flows for 
future nanotechnology. The related technologies cannot only potentially provide a 
low-power high-speed and high-testability cell-base syntheses for biomedical and 
aerospace electronics but also highly promote the international competitiveness 
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